In this webinar, we will explore post-layout verification of a high-speed serial printed circuit board (PCB) created in Cadence® Allegro. We will demonstrate how to analyze multiple PCIe 5.0 channels using IBIS-AMI models and loopback boards to determine eye diagram performance and margins. The webinar will cover PCB import, setup, simulation, and effective debugging techniques.
Highlights of the webinar include:
By the end of the webinar, you will have a comprehensive understanding of Signal Integrity Toolbox and its practical application for PCB post-layout verification, enabling you to effectively diagnose and resolve signal integrity issues.
Please Note: By registering for this webinar, the details of your profile may be used by Signal Integrity Journal™, the presenter, and the sponsor to contact you by email.