Attend the FPGA, ASIC, and SoC Design track and learn how to use MATLAB and Simulink to model and simulate SoC architecture, partition your design components and test bench for reusability, and eliminate bugs before prototyping or handoff. Learn about behavioral modeling and simulation of mixed-signal systems in Simulink, and hear from Cadence about the latest advances in the integrated MATLAB and Virtuoso ADE workflow. In addition, discover how to rapidly prototype image processing applications and generate hardware agnostic HDL code that can be used for deployment to FPGAs and ASIC.